Single Port RAM in VHDL using generate statement

//////////////////////////////////////////////////////////////////////////////// Author      : Sidharth(DVLSI 31)//Permission   : This code only for educational purpose only//contact      :sidharth.sankar77@gmail.com////////////////////////////////////////////////////////////////////////////// library ieee;use ieee.std_logic_1164.all;entity memory_sp is    port (    clk      : in  std_logic;    address  : in ...

Read More

4x1 mux primitive example in verilog

/////////////////////////////////////////////////////////////////////////////////////////////// // Author      : Sidharth(DVLSI 31)//Permission   : This code only for educational purpose only//contact      :sidharth.sankar77@gmail.com////////////////////////////////////////////////////////////////////////////// primitive mux_4x1(muxed_out,sel_1,sel_0,data1,data2,data3,data4);   output muxed_out;   input  sel_1,sel_0;   input  data1,data2,data3,data4;  ...

Read More

D flip flop primitive in verilog example

//////////////////////////////////////////////////////////////////////////////// Design Name : dflip flop primitive// File Name   : d_flipflop.v// Function    : // Author      : Sidharth(DVLSI 31)//Permission   : This code only for educational purpose only//contact      :sidharth.sankar77@gmail.com////////////////////////////////////////////////////////////////////////////// primitive d_flipflop(q,clear,clk,d);   output q;   reg q;  ...

Read More

Vending Machine in Verilog

 //////////////////////////////////////////////////////////////////////////////// Design Name : Vending Machine// File Name   : vending.v// Function    : at 15 rupee  req op will come // Author      : Sidharth//Permission   : This code only for educational purpose only//cintact      :sidharth.sankar77@gmail.com////////////////////////////////////////////////////////////////////////////// module vending(out,coin,clk,rst);     output reg...

Read More

Simple arbiter example in verilog

 //////////////////////////////////////////////////////////////////////////////// Design Name : Design a Priority resolver for four requests using least recently algorithm.// File Name   : priority_resolver_new.v// Function    : priority resolver// Author      : Sidharth(DVLSI 31)//Permission   : This code only for educational purpose only//cintact      :sidharth.sankar77@gmail.com////////////////////////////////////////////////////////////////////////////// module...

Read More